Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for intelligent and dynamic cache replacement management based on efficient use of cache for individual processor core

Method and system for intelligent and dynamic cache replacement management based on efficient use of cache for individual processor core

US Patent 7844779 · Granted Nov 30, 2010

Estimated economic value: $3,507,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Write-back coherency data cache for resolving read/write conflicts2015
Write-back coherency data cache for resolving read/write conflicts2015
Dynamic initial cache line coherency state assignment in multi-processor systems2014
Dynamic initial cache line coherency state assignment in multi-processor systems2014
Silent invalid state transition handling in an SMP environment2014
Silent invalid state transition handling in an SMP environment2014
Data processing workload administration in a cloud computing environment2014
Structure for silent invalid state transition handling in an SMP environment2012
Structure for silent invalid state transition handling in an SMP environment2012
Structure for dynamic initial cache line coherency state assignment in multi-pro2012
Structure for dynamic initial cache line coherency state assignment in multi-pro2012
Structure for shared cache eviction2011