Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating CMOS-compatible non-volatile memory cell with lateral inter-poly programming layer

Method of fabricating CMOS-compatible non-volatile memory cell with lateral inter-poly programming layer

US Patent 7839693 · Granted Nov 23, 2010

Estimated economic value: $3,199,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DTC nonlinearity correction2024
DPLL timing normalization2024
Thermal enablement of dies with impurity gettering2022
Mixed storage of data fields2022
Asynchronous successive approximation register (SAR) analog-to-digital converter2021
CMOS analog circuits having a triode-based active load2021
Test vehicle for package testing2021
CMOS analog circuits having a triode-based active load2021
System and method for decision feedback equalizers2021
On-die receiver coupling capacitance testing2020
Circuit for and method of receiving signals in an integrated circuit device2020
Systems and methods for on-die heat generation and temperature sensing2020