Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) timing adjustment based on output statistics

Asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) timing adjustment based on output statistics

US Patent 11190199 · Granted Nov 30, 2021

Estimated economic value: $61,864,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DAC-based transmit driver architecture with improved bandwidth2024
Low power inverter-based CTLE2024
DTC nonlinearity correction2024
Ultra-high-speed PAM-N CMOS inverter serial link2024
DPLL timing normalization2024
Offset mitigation for an analog-to-digital convertor2023
Multi-phase clock signal generation circuitry2023
Digital noise-shaping FFE/DFE for ADC-based wireline links2022
Integrated circuit including a continuous time linear equalizer (CTLE) circuit a2022
Ultra-high-speed PAM-N CMOS inverter serial link2022
CMOS analog circuits having a triode-based active load2021
CMOS analog circuits having a triode-based active load2021