Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and methods of balancing scan chains and inserting the balanced-length scan chains into hierarchically designed integrated circuits

System and methods of balancing scan chains and inserting the balanced-length scan chains into hierarchically designed integrated circuits

US Patent 7823035 · Granted Oct 26, 2010

Estimated economic value: $4,266,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit for detecting structural defects in an integrated circuit chip, methods 2017
Verifying partial good voltage island structures2015
Circuit for detecting structural defects in an integrated circuit chip, methods 2015
Dense register array for enabling scan out observation of both L1 and L2 latches2013
Microcontroller for logic built-in self test (LBIST)2013
Method to test hold path faults using functional clocking2012
Microcontroller for logic built-in self test (LBIST)2012
Hold transition fault model and test generation method2012
Functional frequency testing of integrated circuits2010
Functional frequency testing of integrated circuits2010
Functional frequency testing of integrated circuits2010
Latch and clock structures for enabling race-reduced MUX scan and LSSD co-compat2009