Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistor having a locally provided metal silicide region in contact areas and a method of forming the transistor

Transistor having a locally provided metal silicide region in contact areas and a method of forming the transistor

US Patent 7799682 · Granted Sep 21, 2010

Estimated economic value: $7,003,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

IC structure with MFMIS memory cell and CMOS transistor2025
Structures for a ferroelectric field-effect transistor and related methods2024
Structure including a cross-bar router and method2024
Transistor element including a buried insulating layer having enhanced functiona2019
Communicating optical signals between stacked dies2019
Flash memory device2019
Ferro-FET device with buried buffer/ferroelectric layer stack2018
Methods for forming integrated circuits that include a dummy gate structure2018
NVM device in SOI technology and method of fabricating an according device2018
Programmable logic elements and methods of operating the same2018
Flash memory device2018
Die-die stacking2017