Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of modeling and employing the CMOS gate slew and output load dependent pin capacitance during timing analysis

Method of modeling and employing the CMOS gate slew and output load dependent pin capacitance during timing analysis

US Patent 7788617 · Granted Aug 31, 2010

Estimated economic value: $3,369,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Statistical timing analysis considering multiple-input switching2021
Efficient projection based adjustment evaluation in static timing analysis of in2021
Apportionment aware hierarchical timing optimization2021
Apportionment aware hierarchical timing optimization2021
Parallel access to running electronic design automation (EDA) application2021
Technology lookup table-based default assertion generation and consumption for t2020
Technology lookup table-based default assertion generation and consumption for t2020
Variable accuracy incremental timing analysis2020
Automatic calibration of a model for a complex flow system2020
Clock network analysis using harmonic balance2020
Parallel access to running electronic design automation (EDA) application2019
Multi-sided variations for creating integrated circuits2019