Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technology lookup table-based default assertion generation and consumption for timing closure of VLSI designs

Technology lookup table-based default assertion generation and consumption for timing closure of VLSI designs

US Patent 10831954 · Granted Nov 10, 2020

Estimated economic value: $848,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Netlist design for post silicon local clock controller timing improvement2025
Generating a power delivery network based on the routing of signal wires within 2025
Logical clock connection in an integrated circuit design2025
Region-based power grid generation through modification of an initial power grid2024
Processor frequency improvement based on antenna optimization2024
Clinical event outcome scoring system employing a severity of illness clinical k2023
Even apportionment based on positive timing slack threshold2023
Processor frequency improvement based on antenna optimization2023
Statistical timing analysis considering multiple-input switching2021
Statistical timing analysis considering multiple-input switching2021
Multi-cycle latch tree synthesis2021
Efficient projection based adjustment evaluation in static timing analysis of in2021