Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Asymmetrical bus for bus link width optimization of a graphics system

Asymmetrical bus for bus link width optimization of a graphics system

US Patent 7788439 · Granted Aug 31, 2010

Estimated economic value: $15,743,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

PCIE clock rate stepping for graphics and platform processors2016
PCIE clock rate stepping for graphics and platform processors2016
Consolidated crossbar that supports a multitude of traffic types2015
Secure information storage system and method2015
System and method for encoding packet header to enable higher bandwidth efficien2013
Method and system for supporting multiple display interface standards2013
Techniques for capacitively coupling signals with an integrated circuit2013
Efficient memory translator with variable size cache line coverage2012
Memory interface with dynamic selection among mirrored storage locations2012
Raster operations unit with interleaving of read and write requests using PCI ex2011
Dummy accesses to ensure CPU exits lower-power state2011
Computer chassis with partitions for improved airflow2011