Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient memory translator with variable size cache line coverage

Efficient memory translator with variable size cache line coverage

US Patent 8341380 · Granted Dec 25, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing a programmable cache control mapping table in a system level cache2025
Techniques for configuring a processor to function as multiple, separate process2025
Managing a system level cache2025
High bandwidth extended memory in a parallel processing system2025
Techniques for configuring a processor to function as multiple, separate process2024
Fault buffer for tracking page faults in unified virtual memory system2023
Techniques for configuring a processor to function as multiple, separate process2023
Techniques for reconfiguring partitions in a parallel processing system2023
Fault buffer for tracking page faults in unified virtual memory system2022
Techniques for configuring a processor to function as multiple, separate process2022
PCIe traffic tracking hardware in a unified virtual memory system2021
Storing secure state information in translation lookaside buffer cache lines2019