Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacking integrated circuit dies

Stacking integrated circuit dies

US Patent 7772708 · Granted Aug 10, 2010

Estimated economic value: $11,211,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distribution of error checking and correction (ECC) bits to allocate ECC bits fo2025
Stacked memory chip solution with reduced package inputs/outputs (I/Os)2025
Buffer that supports burst transfers having parallel CRC and data transmissions2025
Apparatus, system and method to detect and improve an input clock performance of2025
Techniques to couple high bandwidth memory device on silicon substrate and packa2024
Package pin pattern for device-to-device connection2024
3D cell washer2024
Techniques to couple high bandwidth memory device on silicon substrate and packa2023
Electrically coupled trace routing configuration in multiple layers2023
Integrated memory coplanar transmission line package having ground path that bra2023
Techniques to couple high bandwidth memory device on silicon substrate and packa2023
Applying chip select for memory device identification and power management contr2022