Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High impedance, high parallelism, high temperature memory test system architecture

High impedance, high parallelism, high temperature memory test system architecture

US Patent 7768278 · Granted Aug 3, 2010

Estimated economic value: $4,384,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine learning based methodology for signal waveform, eye diagram, and bit err2023
Machine learning based methodology for adaptative equalization2022
Dynamic configuration of equivalent series resistance2016
Methods for fabricating circuit boards2015
Integrated circuit having a discrete capacitor mounted on a semiconductor die2014
Power distribution network2013
Element usable with the method, and a standalone probe card tester formable usin2012
High impedance, high parallelism, high temperature memory test system architectu2012
Apparatus, systems and methods for processing signals between a tester and a plu2010
Solid high aspect ratio via hole used for burn-in boards, wafer sort probe cards2010
Forced air cooling of components on a probecard2009
Liquid cooled DUT card interface for wafer sort probing2009