Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stressed interlayer dielectric with reduced probability for void generation in a semiconductor device by using an intermediate etch control layer of increased thickness

Stressed interlayer dielectric with reduced probability for void generation in a semiconductor device by using an intermediate etch control layer of increased thickness

US Patent 7763507 · Granted Jul 27, 2010

Estimated economic value: $6,860,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process for colouring a thermoplastic polymer2025
Multi-layer integrated circuit routing tool2025
Polyether block amide-poly(meth)acrylate foams2024
Ferroelectric nonvolatile memory device and integration schemes2023
High voltage extended drain MOSFET (EDMOS) devices in a high-k metal gate (HKMG)2023
Non-volatile memory structure using semiconductor layer as floating gate and bul2023
Semiconductor circuit design and unit pin placement2022
Light scattering polymeric composition with improved scattering efficiency and i2022
Co-integrated high voltage (HV) and medium voltage (MV) field effect transistors2022
Semiconductor circuit design and unit pin placement2021
Method and apparatus for wiring multiple technology evaluation circuits2021
Memory device structure2020