{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "High performance read bypass test for SRAM circuits", "item": "https://www.patentleaderboard.com/patent/7751266"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High performance read bypass test for SRAM circuits

High performance read bypass test for SRAM circuits

US Patent 7751266 · Granted Jul 6, 2010

Estimated economic value: $3,063,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory interface latch with integrated write-through and fence functions2021
Memory interface latch with integrated write-through and fence functions2019
On-chip diagnostic circuitry monitoring multiple cycles of signal samples2019
On-chip diagnostic circuitry monitoring multiple cycles of signal samples2019
Memory interface latch with integrated write-through function2019
Air flow system for an enclosed portable generator2018
Method and apparatus for selective write assist using shared boost capacitor2018
Detecting maximum voltage between multiple power supplies for memory testing2017
Detecting maximum voltage between multiple power supplies for memory testing2017
Electrostatic discharge protection device with power management2017
Electrostatic discharge protection device with power management2016
Implementing enhanced performance dynamic evaluation circuit by combining precha2016