Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data processing system with partial bypass reorder buffer and combined load/store arithmetic logic unit and processing method thereof

Data processing system with partial bypass reorder buffer and combined load/store arithmetic logic unit and processing method thereof

US Patent 7730285 · Granted Jun 1, 2010

Estimated economic value: $6,774,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-dimensional coded representations of entities2025
Unmanned food delivery device in cabin and application method thereof2025
Fast synchronization mechanism for heterogeneous computing2025
Modular store system2019
Continuous electrochemical machining apparatus2017
DC-to-AC conversion apparatus and method of operating the same2017
Power conversion system and method of operating the same2016
Dynamic core switching2015
System and method to correct errors in data read from a source supplying streami2015
Providing data to registers between execution stages2014
Providing data to registers between execution stages2014
Apparatuses for operating, during respective power modes, transistors of multipl2014