Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for layout optimization using model-based verification

System and method for layout optimization using model-based verification

US Patent 7725845 · Granted May 25, 2010

Estimated economic value: $4,534,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D chip with shared clock distribution network2024
System, method, and computer program product for analog and mix-signal circuit p2024
Automatically and intelligently exploring design spaces2024
Model-based simulation result predictor for circuit design2023
3D chip with shared clock distribution network2023
Automatically improving data quality2022
System, method, and computer program product for distributed learning in an elec2022
Systems and methods for inter-die block level design2021
Face-to-face mounted IC dies with orthogonal top interconnect layers2021
Clock gate placement with data path awareness2021
3D chip sharing power circuit2020
Systems and methods for inter-die block level design2020