{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Implementing local evaluation of domino read SRAM with enhanced SRAM cell stability with minimized area usage", "item": "https://www.patentleaderboard.com/patent/7724586"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing local evaluation of domino read SRAM with enhanced SRAM cell stability with minimized area usage

Implementing local evaluation of domino read SRAM with enhanced SRAM cell stability with minimized area usage

US Patent 7724586 · Granted May 25, 2010

Estimated economic value: $4,007,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor chip timing adjustment enhancement2025
Memory interface latch with integrated write-through and fence functions2021
Memory interface latch with integrated write-through and fence functions2021
Memory interface latch with integrated write-through and fence functions2021
Memory interface latch with integrated write-through and fence functions2019
Memory interface latch with integrated write-through and fence functions2019
Memory interface latch with integrated write-through and fence functions2019
On-chip diagnostic circuitry monitoring multiple cycles of signal samples2019
Memory interface latch with integrated write-through function2019
Memory interface latch with integrated write-through function2019
Memory interface latch with integrated write-through function2019
Implementing eFuse visual security of stored data using EDRAM2018