Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Register alias table cache to map a logical register to a physical register

Register alias table cache to map a logical register to a physical register

US Patent 7711898 · Granted May 4, 2010

Estimated economic value: $15,201,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus to implement always-on context sensor hubs for processing 2025
System and method for SRAM less electronic device bootup using cache2025
Component die validation built-in self-test (VBIST) engine2025
Instruction set architecture (ISA) format for multiple instruction set architect2024
Streaming engine for machine learning architecture2024
Method and apparatus for performing machine learning operations in parallel on m2024
Smart display panel apparatus and related methods2024
Apparatuses, systems, and methods for configuring combined private and shared ca2024
Power management and staggering transitioning from idle mode to operational mode2024
Method and apparatus for performing machine learning operations in parallel on m2024
Architecture to support color scheme-based synchronization for machine learning2024
Architecture to support tanh and sigmoid operations for inference acceleration i2024