Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses, systems, and methods for configuring combined private and shared cache levels in a processor-based system

Apparatuses, systems, and methods for configuring combined private and shared cache levels in a processor-based system

US Patent 12007896 · Granted Jun 11, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Performing snoop filter replacement based on history-augmented victimization pri2025
Integrated circuits including error protection of fields in transferred informat2025
Integrated circuits including error protection of fields in transferred informat2025
Methods and apparatus to implement always-on context sensor hubs for processing 2025
Component die validation built-in self-test (VBIST) engine2025
Component die validation built-in self-test (VBIST) engine2025
Address-range memory mirroring in a computer system, and related methods2024
Smart display panel apparatus and related methods2024
Apparatuses, systems, and methods for controlling cache allocations in a configu2024
Apparatuses, systems, and methods for controlling cache allocations in a configu2024
Apparatuses, systems, and methods for controlling cache allocations in a configu2024
Apparatuses, systems, and methods for controlling cache allocations in a configu2024