Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for incorporating transistor snap-back protection in a level shifter circuit

Method for incorporating transistor snap-back protection in a level shifter circuit

US Patent 7696804 · Granted Apr 13, 2010

Estimated economic value: $10,753,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program cycle skip2017
Page buffer program command and methods to reprogram pages without re-inputting 2016
Method for non-volatile memory having 3D array of read/write elements with effic2016
Methods and apparatus for reducing programming time of a memory cell2015
Multi-level memory arrays with memory cells that employ bipolar storage elements2015
Memory system with sectional data lines2015
Memory system with sectional data lines2014
Multi-level memory arrays with memory cells that employ bipolar storage elements2014
Non-volatile memory having 3D array of read/write elements and read/write circui2014
Continuous programming of non-volatile memory2014
Methods and apparatus for reducing programming time of a memory cell2014
Memory system with data line switching scheme2014