Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for reducing programming time of a memory cell

Methods and apparatus for reducing programming time of a memory cell

US Patent 9202539 · Granted Dec 1, 2015

Estimated economic value: $18,764,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three dimensional hexagonal matrix memory array2017
Three dimensional non-volatile storage with connected word lines2017
Low forming voltage non-volatile storage device2017
Dielectric-based memory cells having multi-level one-time programmable and bi-le2016
Method of operating FET low current 3D re-ram2016
Low forming voltage non-volatile storage device2016
Method for non-volatile memory having 3D array of read/write elements with effic2016
Three dimensional non-volatile storage with interleaved vertical select devices 2015
Storage sub-system for a computer comprising write-once memory devices and write2015
Non-volatile 3D memory with cell-selectable word line decoding2015
Floating body memory cell system and method of manufacture2015
Multi-level memory arrays with memory cells that employ bipolar storage elements2015