Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Deserializer circuitry for high-speed serial data receivers on programmable logic device integrated circuits

Deserializer circuitry for high-speed serial data receivers on programmable logic device integrated circuits

US Patent 7659838 · Granted Feb 9, 2010

Estimated economic value: $11,252,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Temperature sensor to achieve thermal stabilization of micro-ring resonator (MRR2025
On-cavity photonic integrated circuit (OCPIC) to achieve the most undercut real 2025
Technologies for chip-to-chip optical data transfer background2025
Undercut design with a bonded base cover for friendly assembly and effective the2025
Pseudo-monolithic data communication system2025
Universal transceiver container2021
Methods and apparatus for performing clock and data duty cycle correction in a h2021
Apparatus and methods for calibrating analog circuitry in an integrated circuit2021
Apparatus and methods for calibrating analog circuitry in an integrated circuit2021
Method of analyzing fuel component using an RF sensor for a vehicle2020
Configuration via high speed serial link2020
Apparatus and method for detecting synchronization and signals using block data 2019