Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and system for parallel processing of IC design layouts

US Patent 7657856 · Granted Feb 2, 2010

Estimated economic value: $3,844,000

Assignee

Inventors

View full patent text on Google Patents →