Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure for coordinating instruction execution in out-of-order processor execution using an instruction including an artificial register dependency

Method and structure for coordinating instruction execution in out-of-order processor execution using an instruction including an artificial register dependency

US Patent 7650487 · Granted Jan 19, 2010

Estimated economic value: $15,480,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems, methods, and apparatuses for heterogeneous computing2024
Contention tracking for processor cache management2023
Contention tracking for latency reduction of exclusive operations2023
Systems, methods, and apparatuses for heterogeneous computing2023
Systems, methods, and apparatuses for heterogeneous computing2022
Systems, methods, and apparatuses for heterogeneous computing2021
Systems, methods, and apparatuses for last branch record support compatible with2021
Technologies for translation cache management in binary translation systems2021
Apparatuses, methods, and systems for swizzle operations in a configurable spati2020
Instruction and logic to perform dynamic binary translation2020
Control-flow integrity with managed code and unmanaged code2020
Memory type which is cacheable yet inaccessible by speculative instructions2020