Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method of testing using test pattern re-execution in varying timing scenarios for processor design verification and validation

System and method of testing using test pattern re-execution in varying timing scenarios for processor design verification and validation

US Patent 7647539 · Granted Jan 12, 2010

Estimated economic value: $8,801,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hazard generating for speculative cores in a microprocessor2025
Hazard generating for speculative cores in a microprocessor2025
Performance and reliability of processor store operation data transfers2024
Performance and reliability of processor store operation data transfers2024
Validation of store coherence relative to page translation invalidation2024
Validation of store coherence relative to page translation invalidation2024
Cache coherence validation using delayed fulfillment of L2 requests2024
Cache coherence validation using delayed fulfillment of L2 requests2024
Validation of store coherence relative to page translation invalidation2023
Validation of store coherence relative to page translation invalidation2023
Processing data in memory using an FPGA2023
Interrupt migration2022