Home › Semiconductor CMOS devices and methods with NMOS high-k dielectric present in core region that mitigate damage to dielectric materials

Semiconductor CMOS devices and methods with NMOS high-k dielectric present in core region that mitigate damage to dielectric materials

US Patent 7642146 · Granted Jan 5, 2010

Estimated economic value: $10,620,000 ⓘ

Assignee