Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to reduce power consumption within a clock gated synchronous circuit and clock gated synchronous circuit

Method to reduce power consumption within a clock gated synchronous circuit and clock gated synchronous circuit

US Patent 7639046 · Granted Dec 29, 2009

Estimated economic value: $22,760,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory control system for a non-volatile memory and control method2016
Circuit and method for detection and compensation of transistor mismatch2016
Instruction scheduling approach to improve processor performance2016
Mechanism to speed-up multithreaded execution by register file write port reallo2015
Apparatus and method for calculating an SHA-2 hash function in a general purpose2015
Techniques for reusing components of a logical operations functional block as an2015
Reversing processing order in half-pumped SIMD execution units to achieve K cycl2015
Instruction scheduling approach to improve processor performance2015
Byte selection and steering logic for combined byte shift and byte permute vecto2015
Byte selection and steering logic for combined byte shift and byte permute vecto2015
Reversing processing order in half-pumped SIMD execution units to achieve K cycl2015
Instruction scheduling approach to improve processor performance2015