Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hybrid built-in self test (BIST) architecture for embedded memory arrays and an associated method

Hybrid built-in self test (BIST) architecture for embedded memory arrays and an associated method

US Patent 7631236 · Granted Dec 8, 2009

Estimated economic value: $16,023,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Voltage power switch2023
Voltage power switch2022
Stacked chip module with integrated circuit chips having integratable built-in s2014
Stacked chip module with integrated circuit chips having integratable and reconf2014
Window assembly with a sliding member and a security member having a ventilation2014
Methods and systems for adjusting wordline up-level voltage to improve productio2013
Structure for indicating status of an on-chip power supply system2011
System and method for indicating status of an on-chip power supply system2011
Integrated redundancy architecture and method for providing redundancy allocatio2009
Method and apparatus for repairing embedded memory in an integrated circuit2009
Method for segmenting BIST functionality in an embedded memory array into remote2008
Automatic bit fail mapping for embedded memories with clock multipliers2008