Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for segmenting BIST functionality in an embedded memory array into remote lower-speed executable instructions and local higher-speed executable instructions

Method for segmenting BIST functionality in an embedded memory array into remote lower-speed executable instructions and local higher-speed executable instructions

US Patent 7472325 · Granted Dec 30, 2008

Estimated economic value: $5,097,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device, system and method for memory repair with multi-cell switching2025
Stacked chip module with integrated circuit chips having integratable built-in s2014
Stacked chip module with integrated circuit chips having integratable and reconf2014
Window assembly with a sliding member and a security member having a ventilation2014
Methods and systems for adjusting wordline up-level voltage to improve productio2013
Structure for indicating status of an on-chip power supply system2011
System and method for providing DRAM device-level repair via address remappings 2011
System and method for indicating status of an on-chip power supply system2011
Two stage voltage boost circuit, IC and design structure2010
Voltage boost system, IC and design structure2010
Two stage voltage boost circuit with precharge circuit preventing leakage, IC an2010
Hybrid built-in self test (BIST) architecture for embedded memory arrays and an 2009