Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for repairing embedded memory in an integrated circuit

Method and apparatus for repairing embedded memory in an integrated circuit

US Patent 7518918 · Granted Apr 14, 2009

Estimated economic value: $4,368,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked chip module with integrated circuit chips having integratable built-in s2014
Stacked chip module with integrated circuit chips having integratable and reconf2014
Window assembly with a sliding member and a security member having a ventilation2014
Methods and systems for adjusting wordline up-level voltage to improve productio2013
Structure for indicating status of an on-chip power supply system2011
System and method for indicating status of an on-chip power supply system2011
Hybrid built-in self test (BIST) architecture for embedded memory arrays and an 2009
Integrated redundancy architecture and method for providing redundancy allocatio2009
Method for segmenting BIST functionality in an embedded memory array into remote2008
Automatic bit fail mapping for embedded memories with clock multipliers2008
Remote BIST high speed test and redundancy calculation2008
Modular DLL architecture for generating multiple timings2005