Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Signal line selection and polarity change of natural bit ordering in high-speed serial bit stream multiplexing and demultiplexing integrated circuits

Signal line selection and polarity change of natural bit ordering in high-speed serial bit stream multiplexing and demultiplexing integrated circuits

US Patent 7630410 · Granted Dec 8, 2009

Estimated economic value: $6,120,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for real-time frequency shift detection via a nested-MEMS ar2025
Wake word method to prolong the conversational state between human and a machine2024
Symmetrical clock distribution in multi-stage high speed data conversion circuit2014
Symmetrical clock distribution in multi-stage high speed data conversion circuit2012
Vibration severity monitor to control press operating shutheight and process ope2012
Symmetrical clock distribution in multi-stage high speed data conversion circuit2010
Built-in-self test for high-speed serial bit stream multiplexing and demultiplex2010
Source centered clock supporting quad 10 GBPS serial interface2009
Multi-stage multiplexing chip set having switchable forward/reverse clock relati2008
Multi-stage high speed bit stream demultiplexer chip set having switchable maste2008
High-speed serial bit stream multiplexing and demultiplexing integrated circuits2008
Low-speed DLL employing a digital phase interpolator based upon a high-speed clo2008