Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-stage multiplexing chip set having switchable forward/reverse clock relationship

Multi-stage multiplexing chip set having switchable forward/reverse clock relationship

US Patent 7443890 · Granted Oct 28, 2008

Estimated economic value: $6,813,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Setup and training of links between host devices and optical modules including m2025
Systems and methods for real-time frequency shift detection via a nested-MEMS ar2025
Method and system for co-packaging photonics integrated circuit with an applicat2020
Apparatus, system, and method for searching compressed data2018
System and method for link training of a backplane physical layer device operati2017
System and method for data flow identification and alignment in a 40/100 gigabit2016
Driver chip for minimizing transmission impairments and for boosting signal tran2016
Inband management of ethernet links2015
Method and system for speed negotiation for twisted pair links using intelligent2015
System and method for increasing input/output speeds in a network switch2015
System and method for 10/40 gigabit ethernet multi-lane gearbox2015
Method and system for speed negotiation for twisted pair links in fibre channel 2015