Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Symmetrical clock distribution in multi-stage high speed data conversion circuits

Symmetrical clock distribution in multi-stage high speed data conversion circuits

US Patent 8750338 · Granted Jun 10, 2014

Estimated economic value: $3,190,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device and method for rapidly regulating downhole pressure after kick in deepwat2025
Display panel and display apparatus2025
Display substrate and display device2025
Display panel and display device2025
Electronic device holder2025
Pre-ceramic thermal barrier for gas turbine engine components2025
System and method for transition aware binary switching for digital-to-analog co2025
Relay communication power allocation method and system driven by multi-microgrid2025
Integrated transimpedance amplifier with a digital signal processor for high-spe2025
Identity authentication method and communications apparatus2025
Method and system for injection locked divider with frequency calibration2025
Oral care implement2025