Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built-in-self test for high-speed serial bit stream multiplexing and demultiplexing chip set

Built-in-self test for high-speed serial bit stream multiplexing and demultiplexing chip set

US Patent 7672340 · Granted Mar 2, 2010

Estimated economic value: $7,212,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wake word method to prolong the conversational state between human and a machine2024
Apparatus and method for multipoint detection in power-over-ethernet detection m2015
System and method for implementing a single chip having a multiple sub-layer PHY2014
Current-mode line driver2014
Apparatus and method for multi-point detection in power-over-Ethernet detection 2014
System and method for implementing a single chip having a multiple sub-layer PHY2013
Power over ethernet controller integrated circuit architecture2013
System and method for implementing a single chip having a multiple sub-layer PHY2012
Vibration severity monitor to control press operating shutheight and process ope2012
System and method for programmably adjusting gain and frequency response in a 102012
High speed receive equalizer architecture2011
Apparatus and method for classifying a powered device (PD) in a power source equ2011