Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for implementing a single chip having a multiple sub-layer PHY

System and method for implementing a single chip having a multiple sub-layer PHY

US Patent 8473640 · Granted Jun 25, 2013

Estimated economic value: $3,284,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Motor drive device and image forming apparatus2025
System and method of improving blocking immunity of radio frequency transceiver 2021
Use of multi-level modulation signaling for short reach data communications2016
Apparatus and method for multipoint detection in power-over-ethernet detection m2015
Use of multi-level modulation signaling for short reach data communications2015
System and method for implementing a single chip having a multiple sub-layer PHY2014
System and method for implementing a single chip having a multiple sub-layer PHY2014
System and method for implementing a single chip having a multiple sub-layer PHY2014
System and method for implementing a single chip having a multiple sub-layer PHY2014
Current-mode line driver2014
Apparatus and method for multi-point detection in power-over-Ethernet detection 2014
Apparatus and method for grounding an IC package lid for EMI reduction2014