Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Deferring refreshes during calibrations in memory systems

Deferring refreshes during calibrations in memory systems

US Patent 7613873 · Granted Nov 3, 2009

Estimated economic value: $14,110,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delayed execution of program code on multiple processors2016
Methods and systems with delayed execution of multiple processors2015
Implementing lane shuffle for fault-tolerant communication links2014
Implementing exchange of failing lane information for fault-tolerant communicati2013
Memory controller to utilize DRAM write buffers2012
Reuse of functional data buffers for pattern buffers in XDR DRAM2011
Rank select operation between an XIO interface and a double data rate interface2010
Memory controller operating in a system with a variable system clock2010
Memory command and address conversion between an XDR interface and a double data2010
Managing write-to-read turnarounds in an early read after write memory system2010
Managing write-to-read turnarounds in an early read after write memory system2010
Optimizing data bandwidth across a variable asynchronous clock domain2010