Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device having a semiconductor-on-insulator configuration and a superlattice

Semiconductor device having a semiconductor-on-insulator configuration and a superlattice

US Patent 7586116 · Granted Sep 8, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for making a semiconductor device including non-monocrystalline stringer 2020
Method for making a semiconductor device including non-monocrystalline stringer 2020
Method for making DRAM with recessed channel array transistor (RCAT) including a2020
Semiconductor device with recessed channel array transistor (RCAT) including a s2019
Semiconductor device including a metal-to-semiconductor superlattice interface l2011
Method for making a semiconductor device including shallow trench isolation (STI2010
Semiconductor device with a vertical MOSFET including a superlattice and related2010
Semiconductor device including a floating gate memory cell with a superlattice c2010
Semiconductor device including a floating gate memory cell with a superlattice c2010
Semiconductor device including a strained superlattice layer above a stress laye2009
Semiconductor device including a strained superlattice and overlying stress laye2009
Semiconductor device including a strained superlattice between at least one pair2009