Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making a semiconductor device including shallow trench isolation (STI) regions with maskless superlattice deposition following STI formation and related structures

Method for making a semiconductor device including shallow trench isolation (STI) regions with maskless superlattice deposition following STI formation and related structures

US Patent 7812339 · Granted Oct 12, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device including a superlattice providing metal work function tuni2025
Radio frequency (RF) semiconductor devices including a ground plane layer having2025
DRAM sense amplifier architecture with reduced power consumption and related met2025
Method for making a semiconductor superlattices with different non-semiconductor2025
Method for making gate-all-around (GAA) device including a superlattice2024
Method for making semiconductor device including superlattice with oxygen and ca2024
Radio frequency (RF) semiconductor devices including a ground plane layer having2024
Methods for making radio frequency (RF) semiconductor devices including a ground2024
Gate-all-around (GAA) device including a superlattice2024
Method for making semiconductor device including superlattice with oxygen and ca2023
Semiconductor device including superlattice with oxygen and carbon monolayers2023
Methods for making radio frequency (RF) semiconductor devices including a ground2023