Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latency-aware thread scheduling in non-uniform cache architecture systems

Latency-aware thread scheduling in non-uniform cache architecture systems

US Patent 7574562 · Granted Aug 11, 2009

Estimated economic value: $14,264,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Very large address space using extended page tables2025
Pseudo lock-step execution across CPU cores2025
Methods and apparatus for task relocation based on memory access patterns2025
Software-based log management2024
Automation test accelerator2024
Dependency skipping in a load-compare-jump sequence of instructions by incorpora2024
Inferring future value for speculative branch resolution in a microprocessor2024
Inferring future value for speculative branch resolution2023
Dependency skipping execution2023
Ultra-low precision floating-point fused multiply-accumulate unit2022
Instruction fusion after register rename2022
Providing a dynamic random-access memory cache as second type memory2022