Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Controlling critical dimensions of structures formed on a wafer in semiconductor processing

Controlling critical dimensions of structures formed on a wafer in semiconductor processing

US Patent 7566181 · Granted Jul 28, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for improving conductivity and blue light filtering efficiency of transpa2024
Method for creating through-connected vias and conductors on a substrate2020
Modeling and measuring structures with spatially varying properties in optical m2009
Optimized characterization of wafers structures for optical metrology2008
Method of forming highly conductive semiconductor structures via plasma etch2007
Method for forming SAC using a dielectric as a BARC and FICD enlarger2005
Combined optical profilometry and projection microscopy of integrated circuit st2003
Method for fabricating a conductive structure for a semiconductor device2003
Use of organic spin on materials as a stop-layer for local interconnect, contact2003
Method of high density plasma metal etching2003
Semiconductor devices with reduced control gate dimensions2003
Method for forming self-aligned contacts and local interconnects using decoupled2002