{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Generating responses to patterns stimulating an electronic circuit with timing exception paths", "item": "https://www.patentleaderboard.com/patent/7555689"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generating responses to patterns stimulating an electronic circuit with timing exception paths

Generating responses to patterns stimulating an electronic circuit with timing exception paths

US Patent 7555689 · Granted Jun 30, 2009

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

FPGA implementation interleaved with FPGA overlay architectures for emulation2023
Universal compactor architecture for testing circuits2023
Method, product, and apparatus for a multidimensional processing array for hardw2023
Input data compression for machine learning-based chain diagnosis2023
Method, product, and apparatus for a machine learning process leveraging input s2023
Method, product, and apparatus for variable precision weight management for neur2023
Trajectory-optimized test pattern generation for built-in self-test2023
Deterministic stellar built-in self test2023
Information theoretic subgraph caching2022
Isometric control data generation for test compression2022
Multi-stage machine learning-based chain diagnosis2022
Programmable test compactor for improving defect determination2022