Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing hardware TLB reload performance in a highly-threaded processor with multiple page sizes

Optimizing hardware TLB reload performance in a highly-threaded processor with multiple page sizes

US Patent 7543132 · Granted Jun 2, 2009

Estimated economic value: $13,808,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Network health monitor within a coarse grained reconfigurable architecture proce2025
System for storage of received messages2025
Integrated circuit that mitigates inductive-induced voltage droop using compute 2025
Two-level arbitration in a computing system2025
Branch target buffer operation with auxiliary indirect cache2025
Wireless ear buds with proximity sensors2025
Handling interrupts from a virtual function in a system with a reconfigurable pr2025
Handling interrupts from a virtual function in a system with a reconfigurable pr2025
Compiler that generates configuration information for configuring an integrated 2025
Top level network and array level network for reconfigurable data processors2025
Reconfigurable dataflow unit with streaming write functionality2025
Metadata synchronization for cross system data curation2025