Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits and methods of using parallel counter controlled delay lines to generate a clock signal

Circuits and methods of using parallel counter controlled delay lines to generate a clock signal

US Patent 7535278 · Granted May 19, 2009

Estimated economic value: $2,833,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

TV stand2025
Compact frequency-locked loop architecture for digital clocking2025
Sleep pad2023
Pool noodle2021
Systems for reducing startup emissions in power plant including gas turbine2020
Systems for reducing startup emissions in power plant including gas turbine2020
Systems for reducing startup emissions in power plant including gas turbine2020
System and method for heating a catalyst in an exhaust treatment system of a tur2017
Generation of delay values for a simulation model of circuit elements in a clock2017
Combined cycle power plant2016
Fuel gas heating with thermal energy storage2016
Thermal energy storage unit with steam and gas turbine system2016