Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device having a metal gate electrode formed on an annealed high-k gate dielectric layer

Semiconductor device having a metal gate electrode formed on an annealed high-k gate dielectric layer

US Patent 7531404 · Granted May 12, 2009

Estimated economic value: $14,965,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Semiconductor device having different extending active layers2025
Conductive contacts wrapped around epitaxial source or drain regions2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
Co-deposition of titanium and silicon for improved silicon germanium source and 2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Capacitor connections in dielectric layers2025
Low germanium, high boron silicon rich capping layer for PMOS contact resistance2025
Formation of gate spacers for strained PMOS gate-all-around transistor structure2025
Formation of gate spacers for strained PMOS gate-all-around transistor structure2025
Top gate recessed channel CMOS thin film transistor and methods of fabrication2025
Field effect transistors with a gated oxide semiconductor source/drain spacer2025