Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for handling exceptions and branch mispredictions in a superscalar microprocessor

System and method for handling exceptions and branch mispredictions in a superscalar microprocessor

US Patent 7523296 · Granted Apr 21, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for assigning tags to control instruction processing in a supe2011
System and method for assigning tags to control instruction processing in a supe2011
System and method for handling load and/or store operations in a superscalar mic2011
System and method for handling load and/or store operations in a superscalar mic2011
System and method for register renaming2011
System and method for register renaming2011
System and method for retiring approximately simultaneously a group of instructi2011
System and method for retiring approximately simultaneously a group of instructi2011
System and method for retiring approximately simultaneously a group of instructi2011
High-performance superscalar-based computer system with out-of order instruction2011
High-performance superscalar-based computer system with out-of order instruction2011
RISC microprocessor architecture implementing multiple typed register sets2011