Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method to reduce LBIST manufacturing test time of integrated circuits

System and method to reduce LBIST manufacturing test time of integrated circuits

US Patent 7519889 · Granted Apr 14, 2009

Estimated economic value: $4,368,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Calibration of an on-die thermal sensor2014
Preventing circumvention of function disablement in an information handling syst2013
Creating scan chain definition from high-level model using high-level model simu2012
Test pattern compression2012
Providing low-level hardware access to in-band and out-of-band firmware2012
Method and system for LBIST testing of an electronic circuit2011
Multi-chip digital system having a plurality of controllers with self-identifyin2011
System and method for power reduction through power aware latch weighting of com2011
System and method for power reduction through power aware latch weighting2011
Method for indirect access to a support interface for memory-mapped resources to2011
Method and system for testing an electronic circuit to identify multiple defects2011
Techniques for logic built-in self-test diagnostics of integrated circuit device2010