Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Refresh period adjustment technique for dynamic random access memories (DRAM) and integrated circuit devices incorporating embedded DRAM

Refresh period adjustment technique for dynamic random access memories (DRAM) and integrated circuit devices incorporating embedded DRAM

US Patent 7515494 · Granted Apr 7, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Twin cell architecture for integrated circuit dynamic random access memory (DRAM2011
Switched capacitor charge sharing technique for integrated circuit devices enabl2009
High-speed, low-power input buffer for integrated circuit devices2009
Static random access memory (SRAM) compatible, high availability memory array an2009
High-speed, low-power input buffer for integrated circuit devices2007
Dual access DRAM2006
Low power sleep mode operation technique for dynamic random access memory (DRAM)2006
Dual word line mode for DRAMs2006
Non-contiguous masked refresh for an integrated circuit memory2005
Bandgap reference circuit2004
Driver timing and circuit technique for a low noise charge pump circuit2003
Multi-chip memory apparatus and associated method2002