Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing formal verification using data-flow graphs

Method and apparatus for performing formal verification using data-flow graphs

US Patent 7509599 · Granted Mar 24, 2009

Estimated economic value: $4,209,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scalable formal security verification of circuit designs2023
Efficient mechanism of fault qualification using formal verification2020
Invariant sharing to speed up formal verification2019
Equivalence checking between two or more circuit designs that include square roo2018
Elimination of illegal states within equivalence checking2016
Equivalence checking between two or more circuit designs that include division c2015
Equivalence checking using structural analysis on data flow graphs2014
Formal verification of bit-serial division and bit-serial square-root circuit de2014
Formally checking equivalence using equivalence relationships2013
Formally checking equivalence using equivalence relationships2013
Formal equivalence checking between two models of a circuit design using checkpo2012
Method and apparatus for performing formal verification using data-flow graphs2011