Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Formal verification of bit-serial division and bit-serial square-root circuit designs

Formal verification of bit-serial division and bit-serial square-root circuit designs

US Patent 8732637 · Granted May 20, 2014

Estimated economic value: $2,143,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-dwelling unit (MDU)-group recording2025
User segmentation for multi-dwelling unit (MDU)2025
Interactive image generation2025
System and method for wireless media streaming from television receiver2025
Discontinuity detection in transport streams2025
Network segmentation for multi-dwelling unit (MDU)2025
Combination of network segmentation and user segmentation for multi-dwelling uni2024
Efficient media stream encryption providing full content protection2024
System and method for wireless media streaming from television receiver2024
Network segmentation for multi-dwelling unit (MDU)2024
Arbitrary view generation2024
Discontinuity detection in transport streams2024