Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for high efficiency redundancy scheme for multi-segment SRAM

Method and apparatus for high efficiency redundancy scheme for multi-segment SRAM

US Patent 7505319 · Granted Mar 17, 2009

Estimated economic value: $10,535,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device2025
Semiconductor device including distributed write driving arrangement2025
Multi-stage bit line pre-charge2025
Memory array circuit and method of manufacturing same2025
Memory device including separate negative bit line2025
Memory computation method2025
Memory device having a negative voltage circuit2025
Photonic semiconductor-on-insulator (SOI) substrate and method for forming the p2025
Shift register having low power mode2025
Memory test circuit, memory chip, and testing method of memory chip2025
Sense amplifier circuit and method2025
Voltage regulator with power rail tracking2025