{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Silicon wafer thinning end point method", "item": "https://www.patentleaderboard.com/patent/7498236"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Silicon wafer thinning end point method

Silicon wafer thinning end point method

US Patent 7498236 · Granted Mar 3, 2009

Estimated economic value: $5,705,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Probe for localized neural optogenetics stimulation and neurochemistry recording2020
On-chip DC-DC power converters with fully integrated GaN power switches, silicon2019
Controlling of etch depth in deep via etching processes and resultant structures2019
Edge trim processes and resultant structures2018
Wafer handler and methods of manufacture2018
Integrated DC-DC power converters through face-to-face bonding2018
3D integrated DC-DC power converters2017
On-chip DC-DC power converters with fully integrated GaN power switches, silicon2017
3D integrated DC-DC power converters2017
Wafer handler and methods of manufacture2017
Integrated circuit and design structure having reduced through silicon via-induc2016
Deep trench decoupling capacitor and methods of forming2016